About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ASMC 2021
Conference paper
CMP Defect Reduction and Mitigation: Practices and Future Trends
Abstract
An exponential correlation is found to exist between the number of added defects on polished blanket wafers and the inverse of defect size for particulate CMP defects. Smaller surface defects are much more abundant and more difficult to remove. Pad surface pore geometry can influence the transport of debris during polish, and hence modulate the generation of defects such as polish residue (PR), foreign materials (FM), and scratches. The conditioner and conditioning process also plays a role. Besides the selection and optimization of cleaning chemical and post cleaning process itself, overall CMP defect reduction and mitigation must take into account the events and consumables in the polish modules. The drive towards finer and 3D device geometry presents further challenges in defect detection and reduction.