About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICSICT 1995
Conference paper
CMOS technology evolution: from 1 μm to 0.1 μm
Abstract
This paper reviews a number of key device and technology advances that enabled CMOS VLSI technology to evolve from 1 μm to 0.1 μm. They include: lithography, DRAM cell structure, shallow trench isolation, power supply voltage, thin gate oxide, n+/p+ polysilicon gate, shallow source-drain junctions, channel doping profile, and multilevel interconnect. Challenges to future scaling of CMOS technology are addressed at the end.