About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 2006
Conference paper
Charge defects, Vt shifts, and the solution to the high-k metal gate n-MOSFET problem
Abstract
An acceptable high-k metal gate n-mosfet is one with a low Tinv (<1.5 nm), high mobility (∼200 @ 1MV/cm) and a threshold voltage in the range of 0-0.2V. We show that this can be achieved by the use of thin lanthanum oxide layers as part of the gate stack. This layer provides a shift in the flatband or threshold voltage of the stack. The underlying physics behind this is discussed in light of the results from single lanthanum oxide and lanthanum yttrium oxide capacitor structures. copyright The Electrochemical Society.