About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Technology 2002
Conference paper
Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs
Abstract
The device design and characteristics of sub-100 nm strained Si N- and PMOSFETs were discussed. A enhancement of 110% was observed in the strained Si devices with 1.2% tensile strain, along with a 45% increase in the peak hole mobility. A comparison of current-voltage characteristics of 100 nm PFETs was done. The strained Si (SS) PFETs showed comparable subthreshold characteristics while showing higher current drive.