About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Topical Meeting EPEPS 1995
Conference paper
Challenges raised by long on-chip wiring for CMOS microprocessor applications
Abstract
Rigorous three-dimensional line parameter calculation and lossy-line simulation are conducted for representative long, on-chip wiring. Measurements are carried out for 1.6 cm long lines built on 5-metal-layer structures. By using a full-wave electromagnetic analysis code, RLC transmission-line parameters are extracted. A distributed transmission line network representation is also developed to provide accurate models. Finally, representative simulations are used to compare RC-circuit representation to transmission line modelling.