This paper presents time-domain simulations and VNA hardware characterization of the high-speed torus interface for the Bluegene/L supercomputer. A general system overview is included, as well as considerations for the system power distribution. © 2006 IEEE.
