A. Petrou, J. Warnock, et al.
Solid State Communications
The Letter describes the first experimental result of a high-speed low-power ECL-based AC-coupled complementary push-pull circuit. Implemented in a 0.8µm high-performance fully complementary bipolar technology with 50GHz npn transistor and 13GHz pnp transistor, a power-delay product of 34fJ (23.2ps at 1.48mW) has been achieved compared with 67 fJ (45 ps at 1.48mW) for the npn-only ECL circuit. © 1993, The Institution of Electrical Engineers. All rights reserved.
A. Petrou, J. Warnock, et al.
Solid State Communications
R.V. Joshi, W. Hwang, et al.
IEEE International SOI Conference 2000
J. Warnock, P.F. Lu, et al.
Bipolar Circuits and Technology Meeting 1989
R. Rodríguez, R.V. Joshi, et al.
SISPAD 2003