About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2007
Conference paper
A wide power-supply range (0.5V-to-1.3V) wide tuning range (500 MHz-to-8 GHz) all-static CMOS AD PLL in 65nm SOI
Abstract
An all-static CMOS 65nm SOI ADPLL has a fully programmable loop filter and a 3rd-order ΔΣ modulator. The DCO is a 3-stage, static-inverter-based ring-oscillator programmable in 768 frequency steps. The ADPLL locks from 500MHz to 8GHz at 1.3V 25°C, and 90MHz to 1.2GHz at 0.5V 100°C. The area is 200×150μm2 and it dissipates 8mW/GHz at 1.2V and 1.6mW/GHz at 0.5V. The synthesized 4GHz clock has period jitter of 0.7psrms, and long-term jitter of 6psrms. The phase noise is -110dBc/Hz at 10MHz offset. © 2007 IEEE.