About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
A-SSCC 2008
Conference paper
A 60GHz variable-gain LNA in 65nm CMOS
Abstract
A four-stage 60GHz low-noise amplifier is implemented in 65nm CMOS with nMOS ft of 210GHz. The LNA incorporates a reflection-type attenuator to provide variable gain with improved linearity in low-gain mode and a tunable notch filter for image rejection. The LNA, which consists of two common-source stages followed by two cascode stages, consumes 30.8mW and achieves 5.9dB NF and 15dB gain at 60GHz. The variable attenuator provides lOdB of gain variation with the input-referred ldB compression point of the LNA being -15.1dBm in high gain mode and -6dBm in the low-gain mode. Each tunable notch filter stage provides an additional 8dB attenuation of 37GHz image signals, with the four-stage LNA achieving more than 35dB image-rejection. © 2008 IEEE.