About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Circuits 2011
Conference paper
A 512Mb phase-change memory (PCM) in 90nm CMOS achieving 2b/cell
Abstract
The PCM memory chip demonstrates the key features for MLC on a relevant scale (256Mcells). Given its versatility in terms of programming pulse shape and timing, closed-loop algorithms, and the wide cell resistance range that the ADC can accommodate, the chip also appears as an ideal characterization tool in the development of PCM technology for nonvolatile MLC. For example, the flexibility allows the on-chip exploration of drift?resilient schemes, critical for MLC. In addition to its capability for technology benchmarking, the chip also serves as a template for future PCM memory chips targeting more than 2b/cell by introducing key circuit blocks such as fast BL voltage regulator and ADC auto range. © 2011 JSAP (Japan Society of Applied Physi.