Marwan Khater, J. Cai, et al.
VLSI Technology 2010
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Marwan Khater, J. Cai, et al.
VLSI Technology 2010
Yanqing Wu, Damon Farmer, et al.
IEDM 2011
Keith A. Jenkins, Joachim N. Burghartz
IEEE Transactions on Electron Devices
Yu-Ming Lin, Damon B. Farmer, et al.
IEEE Electron Device Letters