About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Journal of Solid-State Circuits
Paper
A 25-Gb/s CDR in 90-nm CMOS for high-density interconnects
Abstract
This paper presents a clock-and-data recovery (CDR) for pseudo-synchronous high-density link applications. The CDR is a first-order bang-bang (BB) topology implemented in a standard CMOS process and consists of a phase interpolator, a linear half-rate phase detector, an analog filter followed by a limiter and a digital loop filter operating at a reduced clock rate. A detailed BB CDR analysis derives the maximum tracking range, slew-rate limited jitter tolerance and maximum loop delay. The circuit is optimized for high speed as well as low area and power consumption. The CDR operates from 8-28 Gb/s at a BER of <10 -12 and tracks frequency deviations between the incoming data and the reference clock of up to ± 122 ppm. The sinusoidal jitter tolerance is >0.35 UI pp for jitter frequencies ≤100 MHz and the total timing jitter of the recovered half-rate output data amounts to 0.22 UI pp at a BER = 10 -12. The core CDR circuit occupies a chip area of 0.07 mm 2 and consumes 98 mW from a 1.1-V supply. © 2006 IEEE.