Influence of package parasitic elements on CDM stressJames Di SarroBill Reynoldet al.2013EOS/ESD 2013
Maximizing ESD robustness of current-mode-logic (CML) driver with internal gate bias networkYou LiJames Di Sarroet al.2013EOS/ESD 2013
Investigation of SOI SCR triggering and current sustaining under DC and TLP conditionsJunjun LiJames Di Sarroet al.2013EOS/ESD 2013