Digital SNN in 5 nm FinFET CMOS with latency-reducing hybrid spiking scheme operated at 2.6 GHzMarcel KosselGiovanni Cherubiniet al.2025ICM 2025Conference paper