Early wirability checking and 2D congestion-driven circuit placementR.S. TsayS.C. Changet al.1992Annual ASIC Conference and Exhibit 1992
Robin Hood: A system timing verifier for multi-phase level-sensitive clock designsR.S. TsayI. Lin1992Annual ASIC Conference and Exhibit 1992