Logic optimization by output phase assignment in dynamic logic synthesisR. PuriAndrew Bjorkstenet al.1996ICCAD 1996
Inaccuracies in power estimation during logic synthesisD. BrandChandramouli Visweswariah1996ICCAD 1996