EUV patterned gate variation reduction in next generation transistor architecturesGopal KenathMartin Burkhardtet al.2024SPIE Advanced Lithography + Patterning 2024