A 45 nm SOI embedded DRAM macro for the POWER™ processor 32 MByte on-chip L3 cacheJohn BarthDon Plasset al.2011IEEE Journal of Solid-State Circuits