About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
On integrating control algorithms for buffer management and concurrency for parallel transaction processing systems
- Shiwei Wang
- Yarsun Hsu
- 1991
- VLSI-TSA 1991