Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturingH.S. YangR. Maliket al.2004IEDM 2004
Body voltage and history effect sensitivity to key device parameters in 90nm PD-SOIS. KawanakaM.B. Ketchenet al.2004IEEE International SOI Conference 2004