A DPLL-based per core variable frequency clock generator for an eight-core POWER7™ microprocessorJose TiernoAlexander Rylyakovet al.2010VLSI Circuits 2010