About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISVLSI 2004
Conference paper
Usage of application-specific switching activity for energy minimization of arithmetic units
Abstract
This paper presents a delay constraint power minimization technique for logic incorporating dual supply voltages. The power is reduced by selecting supply voltage according to switching activity of the subunits. The technique employs energy and delay models of arithmetic units with array structure. The supply voltage is selected to reduce power consumption while maintaining propagation delay constraint. The model characterization is done with Verilog simulation where subunits are designed with Cadence and HSPICE using 0.35 μm CMOS process. We applied the technique on multiplier of general purpose DSP processors and CORDIC. The results obtained from the proposed method is discussed.