About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SOCC 2004
Conference paper
A synchronous interface for SoCs with multiple clock domains
Abstract
This paper presents an interface technique for hazard-free communication among synchronous intellectual property (IP) cores that belong to different clock domains. By allowing each IP core to run at its most efficient operating point, the proposed interface can yield significant power reductions in synchronous System-on-Chip (SoC) designs. The technique is provably correct and achieves maximum throughput when transferring data across long distances. Its performance has been assessed through Hspice simulations. ©2004 IEEE.