About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Electronics Letters
Paper
Tristable circuit with 4ns switching time
Abstract
The circuit, using transistors and tunnel diodes, is intended as an output latch for fast computer stores. The triggering pulse switches it from its initial state to one of its other two states, depending on the polarity of the pulse, and it is then insensitive to further pulses until reset. © 1966, The Institution of Electrical Engineers. All rights reserved.