About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Electronics Letters
Paper
Limitations of looped-line scheme for overcoming wired-or glitch effects
Abstract
The letter makes some general observations on the occurrence of glitches on wired-OR lines, and points out the limitations of a recently proposed scheme for avoiding their ill-effects. Possible alternatives are discussed, one being an extension of the proposal in question. © 1983, The Institution of Electrical Engineers. All rights reserved.