About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISCAS 1992
Conference paper
The architecture and analysis of a hybrid number system processor
Abstract
A hybrid number system processor is studied and analyzed. This processor uses the FLP (floating point) to LNS (logarithm number system) conversion algorithm to transform all the incoming 32-b floating-point numbers into 32-b logarithmic numbers. Arithmetic operations are performed in the LNS domain. The output FLP results are also obtained by using the LNS to FLP conversion algorithm. All the arithmetic operations including addition and subtraction can be implemented by using the anti-logarithm PLA (programmable logic array). Error analysis indicates that the Taylor series truncation leads to very small error when the ROM size is properly chosen for the desired precision. Consequently, the finite width truncation becomes the major source of conversion errors.