About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2003
Conference paper
Super-halo asymmetric vertical pass transistor design for ultra-dense DRAM technologies
Abstract
Device design of the super-halo asymmetric vertical pass transistor embedded in a cost-efficient, lithofriendly 8F2 DRAM cell is described. This device not only retains the double-gate feature that provides twice the drive current, but also improves write-back performance critical for DRAM applications while meeting the stringent 1 fA off-current requirement. The key to achieving this degree of optimization is a superhalo angled Vt implant that produces multidimensionally graded well doping. The lateral grading provides small body effect and superior write-back performance that facilitates scaling with low wordline swings. The vertical grading leads to reduced short channel effect and de-coupled channel and node doping that not only reduces junction leakage but also allows aggressive scaling of the vertical device channel length.