About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2003
Conference paper
Structural demonstration of cost effective Isolation Trench fill for sub-110nm vertical trench DRAM and SOC applications
Abstract
A. highly manufacturable voids-free Isolation Trench (IT) fill scenario was developed to address the critical challenge of forming high Aspect Ratio (AR) device isolation in 110nm vertical DRAM [1,2]. We successfully demonstrated the fill of array and support isolation trenches with gap fill AR more than 6 by a simple combination of LP-TEOS and HDP oxide. The proposed scheme offers reduced thermal budget, high throughput, and minimized added complexity compared to multiple-steps HDP-filled or O3-TEOS-filled Shallow-Trench-lsolation (ST1). We found a perfect match in manufacture of low-cost inter-wells isolation for System-On-A-Chip (SOC) in addition to vertical DRAM fabrication.