About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Design
Paper
Recent advances in device simulation using standard transport models
Abstract
In this paper we address a number of issues related with device simulation in 3-D, and point out a few deficiencies which still prevent 3-D device simulation to be widely accepted as a standard tool for device design and optimization in an engineering environment. More specifically, such deficiencies have to do with structure definition and mesh generation, as well as with the computational burden which is typically associated with discretization meshes featuring 50.000 nodes or more. Next, we address the problem of validating advanced physical models in 3-D by means of our device simulator HFIELDS-3D and use a flash-EEPROM cell manufactured at ST-Microelectronics as a test vehicle for the validation of hot-carrier injection into the floating gate and Fowler-Nordheim tunneling across the gate oxide.