Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors

Abstract

The ability to estimate power consumption during early-stage definition and trade-off studies is a key new methodology enhancement. Opportunities for saving power can be exposed via microarchitecture-level modeling, particularly through clock-gating and dynamic adaptation.