About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 2010
Conference paper
Performance characterization of PD-SOI ring oscillators at cryogenic temperatures
Abstract
We report on the successful operation of partially depleted silicon on insulator (PD-SOI) ring oscillators at temperatures down to 2.8 K. This 45 nm CMOS technology node hardware was fabricated on 300 mm wafers that were part of a development lot not optimized for low temperature operation. The test structure comprises a set of ring oscillators, an output multiplexer and a divide by 1024 circuit followed by an off-chip driver. By reducing the temperature of the device from 300 K to 2.8 K, the static power dissipation decreases by more than an order of magnitude. Circuit delays improve by approximately 20%, 16% from drive current enhancement and 4% from capacitance reduction. To gain further insight on this behavior we are measuring at cryogenic temperatures single MOSFETs and small arrays of MOSFETs that were fabricated alongside the ring oscillators. Experimental results and potential applications of cryogenic PD-SOI are presented. ©2010 IEEE.