About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IWJT 2011
Conference paper
Overview of anneal technology for advanced logic CMOS
Abstract
This paper presents an overview of the anneal technology for advanced Logic CMOS technology nodes including Hk/MG stack. Junction engineering by ms-anneal has been studied, showing significant benefit in device scaling and fulfilling the stringent junction leakage requirement for low power applications. In addition, we highlight the implication of the metal gate integration flow (Gate-First / Gate-Last) on junction design and also on eWF where we have proved that Vth is easily achievable with anneal sequence optimization. Finally we have reviewed the new applications of ms-anneal in logic CMOS process flow © 2011 IEEE.