About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECTC 2007
Conference paper
On-chip millimeter-wave library device - Scalable Wilkinson power divider/combiner
Abstract
On-chip millimeter wave Wilkinson power divider has been developed with the Back End of Line (BEOL) wiring and enabled as a library device in a 0.13um BiCMOS Process Design Kit. The device layout and model are fully scalable, i.e. users can design a power divider at different frequencies or in different reference characteristic impedance systems by inputting the dimensions. Excellent model and hardware correlation has been observed up to 110GHz. The measured results show that very good performance on-chip Wilkinson power dividers have been obtained in this technology, such as less than about 0.1 dB amplitude imbalance, about 0.8dB of insertion loss with bandwidth of about 15% of the design frequency (defined at 15dB return loss level) and about 20dB of isolations. In addition, the device is the Design Rule Check (DRC) clean and the Layout versus Schematic (LVS) enabled, which help to shorten the design cycle. © 2007 IEEE.