About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
OFC 2001
Conference paper
Multi Gbit/s, high-sensitivity all silicon 3.3V optical receiver using PIN lateral trench photodetector
Abstract
We report a 3.3V silicon optical receiver consisting of a CMOS-compatible lateral trench PIN photodiode and a transimpedance amplifier that achieved a sensitivity of -17.1dBm at 2.5Gb/s and demonstrated error-free (BER<10-10) operation up to 6.5Gb/s at 845nm. This is the highest reported sensitivity at data rates above 2.0Gb/s and the fastest operation of any Si-based optical receiver.