About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
DRC 2011
Conference paper
Monolithic integration of CMOS and nanophotonic devices for massively parallel optical interconnects in supercomputers
Abstract
High-performance computing (HPC) systems capable of delivering Exaflops performance are envisioned to become a reality by the end of this decade. In order to provide the enormous communication bandwidth that is necessary, hundreds of millions of optical interconnects will have to be deployed to connect together racks, modules and chips. To achieve such massive level of parallelism for HPC systems, monolithic integration of deeply scaled silicon optical circuits into the front-end of standard CMOS process have been demonstrated as a promising technology [1-3]. © 2011 IEEE.