About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
NSTI-Nanotech 2008
Conference paper
Modeling of spatial correlations in process, device, and circuit variations
Abstract
We present an innovative method to model the spatial correlations in semiconductor process and device variations or in VLSI circuit variations. Without using the commonly adopted PCA technique, we give a very compact expression to represent a given spatial correlations among a set of similar statistical variables/instances located at different places on a chip/die. Our compact expression is easy for implementation in a SPICE model and is efficient in circuit simulations.