PaperNew methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors
PaperContrasting instruction-fetch time and instruction-decode time branch prediction mechanisms: Achieving synergy through their cooperative operation
