About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE T-ED
Paper
Meeting the challenge of multiple threshold voltages in highly scaled undoped FinFETs
Abstract
Undoped FinFETs are of significant technological interest as they mitigate variation from random discrete dopant effects and provide for density and voltage scaling. A key requirement for undoped FinFETs for VLSI system application is the ability to obtain multiple threshold voltages on chip. This brief discusses options to obtain one logic and one SRAM threshold for both NFETs and PFETs in highly scaled undoped fins and shows that achieving such dual thresholds is challenging and requires new solutions such as more than two metal-gate work functions, dual fin thicknesses, or dual channel materials. © 1963-2012 IEEE.