Conference paper
Low temperature 12 ns DRAM
W.H. Henkels, N.C.-C. Lu, et al.
VLSI-TSA 1989
Paper
Measurement of PLL phase error caused by power supply noise
Abstract
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
Related
Y. Mii, S. Rishton, et al.
IEEE Electron Device Letters
J.N. Burghartz, M. Soyuer, et al.
ESSDERC 1995
E. Leobandung, H. Nayakama, et al.
VLSI Technology 2005