About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Microelectronics Reliability
Conference paper
Influence and model of gate oxide breakdown on CMOS inverters
Abstract
We have investigated and modelled the effect of oxide breakdown (BD) on the performance of CMOS inverters. The results show that the inverter performance can be affected by the breakdown in a different way depending on the stress polarity applied to the inverter input. In all the cases, the oxide breakdown conduction has been modeled as gate-to-diffusion leakage with a power law formula of the type I= KVp which was previously found to describe the breakdown in capacitor structures. This model has been used to analyze the effect of the oxide BD on other circuits as ring oscillators and SRAM cells. © 2003 Elsevier Ltd. All rights reserved.