PaperIIIB-2 Channel Length Characterization of LDD MOSFET's-Jack Y. C. Sun, Matthew R. Wordeman, et al.IEEE T-ED
Paper1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macroOsamu Takahashi, Sang H. Dhong, et al.IEEE Journal of Solid-State Circuits
PaperA 220-mm2, four- and eight-bank, 256-Mb SDRAM with single-sided stitched WL architectureToshiaki Kirihata, Martin Gall, et al.IEEE Journal of Solid-State Circuits
PaperGeneralized Scaling Theory and Its Application to a 1/4 micrometer MOSFET DesignRobert H. Dennard, Matthew R. WordemanIEEE T-ED
