About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Topical Meeting EPEPS 2004
Conference paper
How detrimental could a via be?
Abstract
The vertical interconnects used in printed circuit boards, known as vias, are becoming increasingly critical to interconnect performance with ever increasing system data rates. To explore the effects of vias on system link performance, both simulations and measurements on test structures were implemented in a wide frequency range. The results indicate that proper via management is vital to the success of interconnect designs operating at multi-Gb/s data rates. © 2004 IEEE.