About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Electron Device Letters
Paper
High Performance Data Processing in Josephson Technology
Abstract
A data processing circuit implemented in 2.5 μm Josephson Current Injection Logic (CIL) has been designed and successfully tested at subnanosecond cycle times, corresponding to a data processing rate of over 1 Gigabit per second. The circuit was implemented using a total of 177 devices (102 logic gates), and is the most complex Josephson logic circuit operated so far. The minimum cycle time achieved was 665 ps (5 logic stages), the corresponding chip power dissipation being about 350 μW. The performance was ultimately limited by variations in junction critical currents and resistor values that were larger than the design values. Copyright © 1982 by The Institute of Electrical and Electronics Engineers, Inc.