Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Conference paper

Accelerating Deep Neural Networks with Analog Memory Devices

Stefano Ambrogio, Pritish Narayanan, et al.

AICAS 2020

Paper

Equivalent-accuracy accelerated neural-network training using analogue memory

Stefano Ambrogio, Pritish Narayanan, et al.

Nature

Conference paper

Mixed-ionic-electronic-conduction (MIEC)-based access devices for 3D Multilayer Crosspoint Memory

Kumar Virwani, Geoffrey W. Burr, et al.

MRS Fall Meeting 2014

Paper

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Geoffrey W. Burr, Robert M. Shelby, et al.

IEEE T-ED

View all publications

Abstract

Related

Accelerating Deep Neural Networks with Analog Memory Devices

Equivalent-accuracy accelerated neural-network training using analogue memory

Mixed-ionic-electronic-conduction (MIEC)-based access devices for 3D Multilayer Crosspoint Memory

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element