Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Workshop paper

The inner workings of phase change memory: Lessons from prototype PCM devices

Geoffrey W. Burr, Alvaro Padilla, et al.

GLOBECOM 2010

Conference paper

Accelerating Deep Neural Networks with Analog Memory Devices

Katherine Spoon, Stefano Ambrogio, et al.

IMW 2020

Conference paper

Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers

Atsuya Okazaki, Pritish Narayanan, et al.

ISCAS 2022

Paper

Noise-Resilient DNN: Tolerating Noise in PCM-Based AI Accelerators via Noise-Aware Training

Sanjay Kariyappa, Hsinyu Tsai, et al.

IEEE T-ED

View all publications

Abstract

Related

The inner workings of phase change memory: Lessons from prototype PCM devices

Accelerating Deep Neural Networks with Analog Memory Devices

Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers

Noise-Resilient DNN: Tolerating Noise in PCM-Based AI Accelerators via Noise-Aware Training