About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSP 2024
Invited talk
Evolution of Interconnect Metallurgy and Future Roadmap
Abstract
Scaling of logic/memory devices is required to meet the necessity of improvement of AI chips. Accordingly, interconnects which had scaled down for a few decades through innovations to minimize interconnect RC, secure production yield and reliability need further scaling. In this article,after briefly reviewing evolutions of Cu interconnect metallurgy, the latest innovations which have been implemented in the most advanced LSI’s will be reviewed, followed by the future BEOL technology roadmap.