About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Applied Physics Letters
Paper
Epitaxial SrO interfacial layers for HfO2 -Si gate stack scaling
Abstract
We discuss the structural and electrical properties of scaled 2 nm HfO 2 /SrO gate stacks. Thin SrO layers are deposited by molecular beam epitaxy onto (001) p-Si substrates as alternative passivating interfacial layers (ILs) to SiO2. X-ray photoelectron spectroscopy and transmission electron microscopy show that, despite some HfO2 -SrO intermixing, the SrO IL acts as a barrier against Hfx Siy and SiO 2 formation during high- κ deposition. Electrical measurements on metal-oxide-semiconductor capacitors with TiN metal gates integrated in a low-temperature process flow reveal an equivalent oxide thickness of 5 Å with competitive leakage current and hysteresis and a negative flat band voltage shift, suitable for n -channel transistors. © 2011 American Institute of Physics.