About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
JES
Paper
Elimination of End-of-Range Shallow Junction Implantation Damage during CMOS Titanium Silicidation
Abstract
Interstitial dislocation loops present in shallow junctions formed following Ge preamorphization (85 keV, 1Χ1015 cm-2) and rapid thermal annealing have been eliminated using titanium silicide. The dissolution of these end-of-range defects is attributed to the injection of vacancies during silicidation. The size and number of the residual extended defects were reduced in both p+ and n+ junctions after the formation of TiSi2. The silicide sheet resistance is a measure of the amount of silicide reaction and concomitant vacancy injection. The total elimination of these defects was observed in shallow p+junctions for sheet resistance of TiSi2 below 3Ω/▭. Leakage current reduction in silicided p+/n junctions, was correlated with the defect reduction. © 1989, The Electrochemical Society, Inc. All rights reserved.