Electrostatic engineering of nanotube transistors for improved performance

Abstract

A device design for CNFETs that can be scaled down in size for good turn-on performance without severe restrictions on the usable drain voltage is presented. The key idea of the design is to have large electric fields at the source contact but small fields at the drain, to suppress unwanted tunneling.