About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ADMETA 2013
Conference paper
Electrical properties and reliability of ALD TaN barrier for sub-90nmPitch Cu interconnects
Abstract
• Nodes with ≤90nmP finer Cu ICs offers adoption of alternative and extendible ALD TaN barrier layers to replace the conventional PVD. • Obviously, the primary benefits for Cu IC Trenches/Vias are: - high conformality; hence, thinner thicknesses and low overhang vs. PVD - significantly decreased Via contact R at uncompromised Reliability; ∼PVD - evtl. lower Line Res especially in ≤64nmP nodes due to a better gapfill. • However, more consistent effects, such as PVD vs. ALD differences in TaNx nucleation on various surfaces, final film phase, μ-structure of barrier / liner & quality and interfacial composition between each of the multilayer components have to be considered. • Observations from this study are intensively being utilized in further ALD barrier development for the Cu ICs metallization in ≤64nmPitch nodes to enhance margins for gapfill and the overall performance.