About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Topical Meeting EPEPS 2005
Conference paper
Electrical / optical high speed scalability link implementation
Abstract
Increased demand for performance continues to drive higher chip internal clock frequencies and parallelism, as well as raise the demand for higher bandwidth and lower latencies. Today's copper digital communication links are limited by their loss characteristic which are dominated at high data rates by skin effects and dielectric loss. These physical links are typically used to interconnect multiple processor subsystems to build symmetric multi-processor (SMP) systems, as well as to connect input/output (I/O) subsystems across relative long distances. This paper describes the design challenges and solutions encountered during the design of a highly scalable SMP digital system with data rates of 3.2 GT/s (GigaTransfers per second) and higher. It contrasts the usage of copper and optical interconnect technology to achieve the overall system design goals from the perspective of link performance and physical design constraints. © 2005 IEEE.